git Service des IN-Ulm e.V. Erkunden Hilfe
Anmelden
cbiedl
/
file
1
0
Fork 0
Dateien Pull-Requests 0 Wiki
Struktur: b80c85674f
Branches Tags
file
/
magic
/
Magdir
/
ringdove

ringdove 2.6 KB
Verlauf Originalformat

123456789101112131415161718192021222324252627282930313233343536373839404142434445 
  1. #------------------------------------------------------------------------------
    2. 

  2. # $File: ringdove,v 1.1 2022/08/16 12:04:30 christos Exp $
    3. 

  3. # ringdove:  file(1) magic for RingdoveEDA data files
    4. 

  4. 

  5. # librnd and global
    6. 

  6. 0	regex/128l	ha:rnd-menu-v[0-9]+[\ \t\r\n]*[{]	librnd menu system (lihata)
    7. 

  7. 0	regex/128l	ha:rnd-menu-patch-v[0-9]+[\ \t\r\n]*[{]	librnd menu patch (lihata)
    8. 

  8. 0	regex/128l	ha:coraleda-project-v[0-9]+[\ \t\r\n]*[{]	CoralEDA/Ringdove project file (lihata)
    9. 

  9. 0	regex/128l	ha:ringdove-project-v[0-9]+[\ \t\r\n]*[{]	Ringdove project file (lihata)
    10. 

  10. 

  11. # pcb-rnd
    12. 

  12. 0	regex/128l	ha:pcb-rnd-board-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd board file (lihata)
    13. 

  13. 0	regex/128l	li:pcb-rnd-subcircuit-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd subcircuit/footprint file (lihata)
    14. 

  14. 0	regex/128l	ha:pcb-rnd-buffer-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd paste buffer content (lihata)
    15. 

  15. 0	regex/128l	li:pcb-rnd-conf-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd configuration (lihata)
    16. 

  16. 0	regex/128l	ha:pcb-rnd-drc-query-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd drc query string (lihata)
    17. 

  17. 0	regex/128l	li:pcb-rnd-font-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd vector font (lihata)
    18. 

  18. 0	regex/128l	ha:pcb-rnd-log-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd message log dump (lihata)
    19. 

  19. 0	regex/128l	ha:pcb-rnd-padstack-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd padstack (lihata)
    20. 

  20. 0	regex/128l	li:pcb-rnd-view-list-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd view list (lihata)
    21. 

  21. 0	regex/128l	li:view-list-v[0-9]+[\ \t\r\n]*[{]	pcb-rnd view list (lihata)
    22. 

  22. 0	search	Netlist(Freeze)	pcb-rnd or gEDA/PCB netlist forward annotation action script
    23. 

  23. 

  24. # sch-rnd (cschem data model)
    25. 

  25. 0	regex/128l	li:cschem-buffer-v[0-9]+[\ \t\r\n]*[{]	sch-rnd/cschem buffer content (lihata)
    26. 

  26. 0	regex/128l	li:sch-rnd-conf-v[0-9]+[\ \t\r\n]*[{]	sch-rnd configuration (lihata)
    27. 

  27. 0	regex/128l	ha:std_devmap.v[0-9]+[\ \t\r\n]*[{]	sch-rnd devmap (device mapping; lihata)
    28. 

  28. 0	regex/128l	li:cschem-group-v[0-9]+[\ \t\r\n]*[{]	sch-rnd/cschem group or symbol (lihata)
    29. 

  29. 0	regex/128l	ha:cschem-sheet-v[0-9]+[\ \t\r\n]*[{]	sch-rnd/cschem schematic sheet (lihata)
    30. 

  30. 

  31. # tEDAx (modular format)
    32. 

  32. 0	regex/1l	tEDAx[\ \t\r\n]v	tEDAx (Trivial EDA eXchange)
    33. 

  33. >0	regex	begin\ symbol\ v	with schematic symbol
    34. 

  34. >0	regex	begin\ board\ v	with Printed Circuit Board
    35. 

  35. >0	regex	begin\ route_req\ v	with PCB routing request
    36. 

  36. >0	regex	begin\ route_res\ v	with PCB routing result
    37. 

  37. >0	regex	begin\ camv_layer\ v	with camv-rnd exported layer
    38. 

  38. >0	regex	begin\ netlist\ v	with netlist
    39. 

  39. >0	regex	begin\ backann\ v	with Ringdove EDA back annotation
    40. 

  40. >0	regex	begin\ footprint\ v	with PCB footprint
    41. 

  41. >0	regex	begin\ drc\ v	with PCB DRC script
    42. 

  42. >0	regex	begin\ drc_query_rule\ v	with pcb-rnd drc_query rules
    43. 

  43. >0	regex	begin\ drc_query_def\ v	with pcb-rnd drc_query value/config definitions
    44. 

  44. >0	regex	begin\ etest\ v	with PCB electric test
    45. 

  45.